[email protected] 500 500 Jr.DevJobs Hunter Meyer [email protected] Co-Founder & CEO Twitter LinkedIn CrunchBase Facebook Jr.DevJobs
2020-11-21 <div id="jobDescriptionText" class="jobsearch-jobDescriptionText"><div><b>Job Description</b><br><p>Responsibilities may be quite diverse of a software technical nature. Experience and education requirements will vary significantly depending on the unique needs of the job. Job assignments are usually for the summer or for short periods during breaks from school.</p><p></p><p><br><b>Qualifications</b><br></p><p>You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience listed below would be obtained through a combination of your schoolwork/classes/research and/or relevant previous job and/or internship experiences. This is an entry level position and will be compensated accordingly.</p><p></p><p>Minimum Qualifications:</p><p></p><p>The candidate must be pursuing a Master’s or PhD degree in Electrical/Computer Engineering or an equivalent degree.</p><p></p><p><b>Note:</b> This internship is for May 2021.</p><p></p><p>6+ months experience in the following:</p><ul><li><p>Boolean Logic, Design Automation</p></li><li><p>Programming/scripting (e.g.Tcl, Python, Perl, C/C++), Unix/Linux Shell (csh/tcsh/bash), or equivalent</p></li><li><p>Object-oriented design and architecture</p></li><li><p>Experience in EDA tools (e.g. Synopsis, Mentor, or Cadence)</p></li></ul><p></p><p>Preferred Qualifications:</p><div><ul><li><p>Layout Automation, Layout Design, Software QA, Physical Design Verification</p></li><li><p>CAD tool scripting languages (e.g., SKILL, Calibre PERC)</p></li><li><p>Digital logic and CMOS circuit/layout VLSI design principles and techniques</p></li></ul></div><p></p><b>Inside this Business Group</b><br><p>The Infrastructure and Platform Solutions Group (IPSG) builds the silicon and platform infrastructure for Intel's silicon design teams. IPSG is comprised of a reusable pool of infrastructure IP blocks, design enabling services such as tools and automation, and a best-in-class post silicon ecosystem that ramps quickly to high volume manufacturing and validation. Our primary mission is to protect Intel's brand by providing the infrastructure necessary to enable all of Intel's products to hit the market on a dependable and predictable cadence.</p><p><br><b>Other Locations</b><br><br>US, California, Folsom</p><p></p><p><br><b>Posting Statement</b><br><br>All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.</p></div><p></p></div> Degree No Preference Full Time 1 or Fewer Years of Experience QA, Shell, C, Python Intel Software Santa Clara, CA 95052 USA QA, Shell, C, Python Software Intern Graduate 2021-01-20

Software Intern Graduate

Intel
Santa Clara, CA 95052
Full Time
QA, Shell, C, Python
14 days ago
Job Description

Responsibilities may be quite diverse of a software technical nature. Experience and education requirements will vary significantly depending on the unique needs of the job. Job assignments are usually for the summer or for short periods during breaks from school.


Qualifications

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience listed below would be obtained through a combination of your schoolwork/classes/research and/or relevant previous job and/or internship experiences. This is an entry level position and will be compensated accordingly.

Minimum Qualifications:

The candidate must be pursuing a Master’s or PhD degree in Electrical/Computer Engineering or an equivalent degree.

Note: This internship is for May 2021.

6+ months experience in the following:

  • Boolean Logic, Design Automation

  • Programming/scripting (e.g.Tcl, Python, Perl, C/C++), Unix/Linux Shell (csh/tcsh/bash), or equivalent

  • Object-oriented design and architecture

  • Experience in EDA tools (e.g. Synopsis, Mentor, or Cadence)

Preferred Qualifications:

  • Layout Automation, Layout Design, Software QA, Physical Design Verification

  • CAD tool scripting languages (e.g., SKILL, Calibre PERC)

  • Digital logic and CMOS circuit/layout VLSI design principles and techniques

Inside this Business Group

The Infrastructure and Platform Solutions Group (IPSG) builds the silicon and platform infrastructure for Intel's silicon design teams. IPSG is comprised of a reusable pool of infrastructure IP blocks, design enabling services such as tools and automation, and a best-in-class post silicon ecosystem that ramps quickly to high volume manufacturing and validation. Our primary mission is to protect Intel's brand by providing the infrastructure necessary to enable all of Intel's products to hit the market on a dependable and predictable cadence.


Other Locations

US, California, Folsom


Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.